Imagens apenas para referência
SN74LVC3G34YZPR
+Lista de MateriaisIC BUF NON-INVERT 5.5V 8DSBGA
-
FabricanteTexas Instruments
-
Peça do Fabricante #SN74LVC3G34YZPR
-
Pacote XFBGA-8
-
Em Estoque2366
365 Garantia de Qualidade em 1 dia
7*24 Garantia de serviço em 24 horas
90-Garantia de pós-venda em 1 dia
Garantia de Produto Genuíno
Especificações
| Atributo | Valor |
| Supplier | Texas Instruments |
| Package / Case | Tape & Reel (TR),Cut Tape (CT) |
| Series | 74LVC |
| Part Status | Active |
| Logic Type | Buffer, Non-Inverting |
| Number of Elements | 3 |
| Number of Bits per Element | 1 |
| Output Type | Push-Pull |
| Current - Output High Low | 32mA, 32mA |
| Voltage - Supply | 1.65V ~ 5.5V |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
Visão Geral
Description
Equivalent
- 74LVC3G34 from Nexperia
- 74LVC3G34 from NXP
- 74LVC3G34 from ON Semiconductor
Note: packaging/pinouts vary by manufacturer; use each vendor’s cross-reference to confirm exact package (YZPR) and pin compatibility.
Features
- Three independent noninverting buffers
- Tri-state outputs (3-state) for each buffer
- Wide operating supply: Vcc = 1.65 V to 3.6 V
- Ioff supports partial-power-down (safe with Vcc = 0)
- CMOS/TTL-compatible input thresholds
- Pb-free (RoHS compliant) packaging
Note: For exact enable configuration and drive specs, please refer to the TI datasheet.
Pinout
- Function: SN74LVC3G34YZPR is a triple noninverting buffer with tri‑state outputs controlled by a common output‑enable input; inputs A1–A3 map to outputs Y1–Y3 (A1→Y1, A2→Y2, A3→Y3), with Vcc and GND pins for power.
Manufacturer
- Company type: American multinational semiconductor company that designs and manufactures analog and digital integrated circuits.
Application
- Applications: level shifting and voltage-domain bridging; buffering and fan-out for microcontrollers/FPGA/SoC signals; data/address/control bus buffering and expansion; shared/bus architectures with tri-state control to prevent contention; clock distribution and timing alignment; signal isolation and drive-strength enhancement in high-speed digital circuits.
- Operates in low-voltage CMOS (LVC) with common Vcc ranges, suitable for mixed-voltage systems and high-speed digital interfaces.